



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/916,021	07/26/2001	Chien-Ping Huang	71987-10000	8130

21874 7590 07/21/2003

EDWARDS & ANGELL, LLP  
P.O. BOX 9169  
BOSTON, MA 02209

EXAMINER

CHU, CHRIS C

ART UNIT	PAPER NUMBER
----------	--------------

2815

DATE MAILED: 07/21/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 09/916,021		<b>Applicant(s)</b> HUANG ET AL.	
	<b>Examiner</b> Chris C. Chu		<b>Art Unit</b> 2815	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

1) ☒ Responsive to communication(s) filed on 30 April 2003.

2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.

3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

4) ☒ Claim(s) 1 - 20 is/are pending in the application.

4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.

6) ☒ Claim(s) 1 - 20 is/are rejected.

7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.

8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

9) ☐ The specification is objected to by the Examiner.

10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.

If approved, corrected drawings are required in reply to this Office action.

12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) ☒ All   b) ☐ Some   c) ☐ None of:

1. ☒ Certified copies of the priority documents have been received.

2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.

3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).

a) ☐ The translation of the foreign language provisional application has been received.

15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____.	4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____. 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) 6) <input type="checkbox"/> Other: _____
--	--

## DETAILED ACTION

### *Response to Amendment*

1. Applicant's amendment filed on April 30, 2003 has been received and entered in the case.

### *Claim Rejections - 35 USC § 103*

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 2, 4 ~ 6 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura in view of Higashi et al.

Regarding claim 1, Nakamura discloses in Fig. 14, column 4, lines 56 ~ 61 and column 10, line 62 a semiconductor package with a heat sink, comprising:

- a chip carrier (14);
- at least one chip (22) mounted on the chip carrier (14) and electrically connected to the chip carrier;
- a heat sink (12) having a first surface, a second surface opposed to the first surface, and a plurality of side surfaces interconnecting the first surface and the second

Art Unit: 2815

surface, wherein the first surface of the heat sink is attached to the chip for

interposing the chip between the chip carrier and the heat sink;

- an interface layer (36) formed on the second surface of the heat sink, and made of a material having adhesion with a molding compound smaller than adhesion between a heat sink and a molding compound, wherein the interface layer covers the entire second surface of the heat sink; and
- an encapsulant (28) made of the molding compound, wherein the interface layer (36) and the side surfaces of the heat sink (12) are exposed to outside of the encapsulant, and the molding compound left on the interface layer during formation of the encapsulant is easily removable from the interface layer, so as to make the semiconductor package free of flash of the molding compound because of the relatively smaller adhesion between the interface layer and the molding compound.

Nakamura does not disclose an encapsulant for encapsulating the chip, heat sink and the chip carrier, wherein the side surfaces of the heat sink are flush with side edges of the encapsulant. However, Higashi et al. discloses in Fig. 1 an encapsulant (24) for encapsulating a chip (12), a heat sink (10) and a chip carrier (18), wherein the side surfaces of the heat sink are flush with side edges of the encapsulant. Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Nakamura by using the encapsulant for encapsulating the chip, heat sink and the chip carrier, and to have the side surfaces of the heat sink being flush with side edges of the encapsulant as taught by Higashi et al. The ordinary artisan would have been motivated to modify Nakamura in the manner described

Art Unit: 2815

above for at least the purpose of increasing bonding strength the semiconductor chip to the heat dissipation plate.

Regarding claim 2, a further difference between Nakamura and claimed invention is the heat sink having a surface area dimensionally same as that of the chip carrier. However, Higashi et al. discloses in Fig. 1 a heat sink (10) having a surface area dimensionally same as that of a chip carrier (18). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to further modify Nakamura by using the surface area of the heat sink to be dimensionally same as the surface area of the chip carrier as taught by Higashi et al. The ordinary artisan would have been motivated to further modify Nakamura in the manner described above for at least the purpose of decreasing a size of the semiconductor package.

Regarding claim 4, Nakamura discloses in Fig. 14 the chip carrier being a substrate.

Regarding claim 5, Nakamura discloses in Fig. 14 a chip (22) being electrically connected to a substrate (14) through bonding wires.

Regarding claim 6, Nakamura discloses in Fig. 14 the chip being electrically connected to the substrate through solder bumps (16).

Regarding claim 9, since Nakamura does not disclose grinding the surface of the heat sink, the surface thereof is inherently roughened, corrugated or made uneven.

4. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura and Higashi et al. as applied to claim 1 above, and further in view of Morishita et al.

Regarding claim 3, Nakamura, as modified, discloses the claimed invention except for the material for making the interface layer on the second surface of the heat sink being nickel.

However, Morishita et al. discloses in Fig. 2 and column 3, line 4 the material for making the interface layer on the second surface of the heat sink being nickel. Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to further modify Nakamura by using nickel as the material for making the interface layer as taught by Morishita et al. The ordinary artisan would have been motivated to further modify Nakamura in the manner described above for at least the purpose of increasing strength and toughness of the semiconductor package at elevated temperature.

5. Claims 7 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura and Higashi et al. as applied to claim 1 above, and further in view of Huang et al.

Regarding claims 7 and 8, Nakamura, as modified, discloses the claimed invention except for the chip carrier being a QFN (quad flat nonlead) lead frame and wherein the chip being electrically connected to the QFN lead frame through bonding wires. However, Huang et al. discloses in Figs. 1 ~ 7 and column 3, lines 30 ~ 31 a chip carrier being a QFN (quad flat nonlead) lead frame and wherein the chip being electrically connected to the QFN lead frame through bonding wires (216 in Fig. 6 and 316 in Fig. 7). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to further modify Nakamura by using the QFN (quad flat nonlead) lead frame and the bonding wires as taught by Huang et al. The ordinary artisan would have been motivated to further modify Nakamura in the manner described above for at least the purpose of improving the heat-dissipating effect of the package (column 2, lines 8 ~ 10).

6. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura and Higashi et al. as applied to claim 1 above, and further in view of Johnson et al.

Regarding claim 10, Nakamura, as modified, discloses the claimed invention except for the connecting portion between the first surface of the heat sink and the chip. However, Johnson et al. discloses in Fig. 14 and Fig. 16 at a position on the first surface of the heat sink corresponding to the chip (14) there is formed a connecting portion (41, the bottom) extending toward the chip (14) for connecting the heat sink (40) to the chip (14) through the connecting portion (see Fig. 16), and the first surface of the heat sink (40) other than the position of the connecting portion being spaced apart from the chip (see Fig. 16). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to further modify Nakamura by using the connecting portion as taught by Johnson et al. The ordinary artisan would have been motivated to further modify Nakamura in the manner described above for at least the purpose of providing distinct combinations of stiffness and CTE in at least two areas (column 2, lines 30 ~ 32).

7. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura and Higashi et al. as applied to claim 1 above, and further in view of Karnezos.

Regarding claim 11, Nakamura, as modified, discloses the claimed invention except for the heat sink is attached to the chip through a thermally conductive adhesive. However, Karnezos discloses in Fig. 3A and read column 7, lines 61 ~ 65 a heat sink being attached to a chip through a thermally conductive adhesive (113). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to further modify Nakamura by using the

Art Unit: 2815

thermally conductive adhesive as taught by Karnezos. The ordinary artisan would have been motivated to further modify Nakamura in the manner described above for at least the purpose of increasing bond strength between the heat sink and the chip.

8. Claims 12, 13, 15, 16, 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura in view of Lai et al., and further in view of Higashi et al.

Regarding claim 12, Nakamura discloses in Fig. 14, column 4, lines 56 ~ 61 and column 10, line 62 a semiconductor package with a heat sink, comprising:

- a chip carrier (14);
- at least one chip (22) mounted on the chip carrier (14) and electrically connected to the chip carrier;
- a heat sink (12) having a first surface, a second surface opposed to the first surface, and a plurality of side surfaces interconnecting the first surface and the second surface;
- an interface layer (36) formed on the second surface of the heat sink, made of a material having adhesion with a molding compound smaller than adhesion between a heat sink and a molding compound, wherein the interface layer covers the entire second surface of the heat sink; and
- an encapsulant (28) made of the molding compound, wherein the interface layer (36) and the side surfaces of the heat sink (12) are exposed to outside of the encapsulant, and the molding compound left on the interface layer during formation of the encapsulant is easily removable from the interface layer, so as to make the



semiconductor package free of flash of the molding compound because of the relatively smaller adhesion between the interface layer and the molding compound.

Nakamura does not disclose at least one buffer pad attached to the chip and made of a material having a similar thermal expansion coefficient to the chip and a location of the buffer pad. However, Lai et al. discloses in Fig. 2 and column 4, lines 52 ~ 67 at least one buffer pad (5) attached to the chip (3) and made of a material having a similar thermal expansion coefficient to the chip and the first surface of a heat sink (4) being attached to the buffer pad (5) for interposing the buffer pad between the heat sink and a chip (3) so as to space the first surface apart from the chip. Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Nakamura by using the buffer pad as taught by Lai et al. The ordinary artisan would have been motivated to modify Nakamura in the manner described above for at least the purpose of preventing thermal compressive stress and tensile stress resulted from the encapsulant during packaging process (column 3, lines 1 ~ 7).

Further, a further difference between Nakamura and Lai et al. and claimed invention is an encapsulant for encapsulating the chip, the buffer pad, the heat sink and the chip carrier, and the side surfaces of the heat sink are flush with side edges of the encapsulant. However, Higashi et al. discloses in Fig. 1 an encapsulant (24) for encapsulating a chip (12), a buffer pad (14), a heat sink (10) and a chip carrier (18), and side surfaces of the heat sink being flush with side edges of the encapsulant. Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to further modify Nakamura by using the encapsulant for encapsulating the chip, the buffer pad, the heat sink and the chip carrier, and to have the side surfaces of the heat sink being flush with side edges of the encapsulant as taught by Higashi et al.

Art Unit: 2815

The ordinary artisan would have been motivated to further modify Nakamura in the manner described above for at least the purpose of increasing bonding strength the semiconductor chip to the heat dissipation plate.

Regarding claim 13, a further difference between Nakamura, as modified, and claimed invention is the heat sink having a surface area dimensionally same as that of the chip carrier. However, Higashi et al. discloses in Fig. 1 a heat sink (10) having a surface area dimensionally same as that of a chip carrier (18). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to further modify Nakamura by using the surface area of the heat sink to be dimensionally same as the surface area of the chip carrier as taught by Higashi et al. The ordinary artisan would have been motivated to further modify Nakamura in the manner described above for at least the purpose of decreasing a size of the semiconductor package.

Regarding claim 15, Nakamura discloses in Fig. 14 the chip carrier being a substrate.

Regarding claim 16, Nakamura discloses in Fig. 14 a chip (22) being electrically connected to a substrate (14) through bonding wires.

Regarding claim 19, since Nakamura does not disclose grinding the surface of the heat sink, the surface thereof is inherently roughened, corrugated or made uneven.

Regarding claim 20, a further difference between Nakamura, as modified, and claimed invention is the heat sink being attached to the buffer pad through a thermally conductive adhesive. However, Lai et al. discloses in Fig. 2, Fig. 3, column 5, lines 6 ~ 9 and column 6, lines 50 ~ 56 a heat sink (4a) being attached to a buffer pad (5a) through a thermally conductive adhesive (6a). Thus, it would have been obvious to one of ordinary skill in the art at the time

Art Unit: 2815

when the invention was made to further modify Nakamura by using the bonding wires and the thermally conductive adhesive as taught by Lai et al. The ordinary artisan would have been motivated to further modify Nakamura in the manner described above for at least the purpose of preventing thermal compressive stress and tensile stress resulted from the encapsulant during packaging process (column 6, lines 53 ~ 56).

9. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura, Lai et al. and Higashi et al. as applied to claim 12 above, and further in view of Morishita et al.

Regarding claim 14, Nakamura, as modified, discloses the claimed invention except for the material for making the interface layer on the second surface of the heat sink being nickel. However, Morishita et al. discloses in Fig. 2 and column 3, line 4 the material for making the interface layer on the second surface of the heat sink being nickel. Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to further modify Nakamura by using nickel as the material for making the interface layer as taught by Morishita et al. The ordinary artisan would have been motivated to further modify Nakamura in the manner described above for at least the purpose of increasing strength and toughness of the semiconductor package at elevated temperature.

10. Claims 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura, Lai et al. and Higashi et al. as applied to claim 12 above, and further in view of Huang et al.

Regarding claims 17 and 18, Nakamura, as modified, discloses the claimed invention except for the chip carrier is a QFN (quad flat nonlead) lead frame and wherein the chip is electrically connected to the QFN lead frame through bonding wires. However, Huang et al. discloses in Figs. 1 ~ 7 and column 3, lines 30 ~ 31 a chip carrier being a QFN (quad flat nonlead) lead frame and wherein the chip being electrically connected to the QFN lead frame through bonding wires (216 in Fig. 6 and 316 in Fig. 7). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to further modify Nakamura by using the QFN (quad flat nonlead) lead frame and the bonding wires as taught by Huang et al. The ordinary artisan would have been motivated to further modify Nakamura in the manner described above for at least the purpose of improving the heat-dissipating effect of the package (column 2, lines 8 ~ 10).

#### ***Response to Arguments***

11. Applicant's arguments with respect to claims 1 and 12 have been considered but are moot in view of the new ground(s) of rejection.

#### ***Conclusion***

12. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


Art Unit: 2815

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chris C. Chu whose telephone number is (703) 305-6194. The examiner can normally be reached on M-F (10:30 - 7:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on (703) 308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7382 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.



EDDIE LEE  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800

Chris C. Chu  
Examiner  
Art Unit 2815

c.c.  
July 6, 2003